Xilinx Tapes-Out First 0nm All Programmable Device with First UltraScale ASIC-cla Programmable Architecture

SAN JOSE, Calif., July 9, 2013 /PRNewswire/ -- Xilinx, Inc. (NASDAQ: XLNX) announced two more industry firsts at 20nm, expanding on a series of industry innovations started at 28nm. Xilinx has now taped out the semiconductor industrys first 20nm device, and the PLD industrys first 20nm All Programmable device. Xilinx has also implemented the industrys first ASIC-class programmable architecture called UltraScale . These milestones expand on Xilinxs industry first 28nm tape-out, All Programmable SoCs, All Programmable 3D ICs, and SoC-strength design suite.

(Photo: http://photos.prnewswire.com/prnh/20130709/SF43812)

(Logo: http://photos.prnewswire.com/prnh/20020822/XLNXLOGO)

With the industrys most aggressive 20nm tape-out schedule, I believe Xilinx is much greater than a year ahead of our nearest competition for high-end devices and about a half a year ahead for mid-range devices, said Victor Peng, SVP of Programmable Products Group. When you combine TSMCs technology, our UltraScale architecture, and co-optimization with our Vivado Design Suite, we believe we are about a year ahead in delivering 1.5-2X more realizeable system-level performance and integration-an equivalent to a generation ahead of our competition.

Xilinx has worked with TSMC to infuse high-end FPGA requirements into the TSMC 20SoC development process, just as it had done in the development of 28HPL. The 28nm collaboration resulted in the industrys first 28nm tape-out and the industrys first All Programmable FPGA, SoC, and 3D IC devices, putting Xilinx a generation ahead in price/performance/watt, programmable systems integration, and BOM cost reduction. Xilinx has now extended this proven formula for industry leadership from 28nm to 20nm, resulting in the industrys first tape-out of the first ASIC-class programmable architecture: UltraScale.

The UltraScale architecture was developed to scale from 20nm planar, through 16nm and beyond FinFET technologies, and from monolithic through 3D ICs. It not only addresses the limitations to scalability of total system throughput and latency, but directly attacks the number one bottleneck to chip performance at advanced nodes: the interconnect.

An innovative architectural approach is required to manage multi-hundred gigabit-per-second levels of system performance with smart processing at full line rate, scaling to terabits and teraflops. The mandate is not simply to increase the performance of each transistor or system block, or scale the number of blocks in the system, but to fundamentally improve the communication, clocking, critical paths, and interconnect to address the massive data flow and real-time packet, DSP, and/or image processing. The UltraScale architecture addresses these challenges by applying leading-edge ASIC techniques in a fully programmable architecture:

Massive data flow optimized for wide buses that support multi-terabit throughput

Multi-region ASIC-like clocking, power management, and next generation security

Highly optimized critical paths and built-in high-speed memory, cascading to remove bottlenecks in DSP and packet processing

Step function in inter-die bandwidth for 2nd generation 3D IC systems integration

Massive I/O and memory bandwidth with dramatic latency reduction and 3D IC wide memory-optimized interface

Elimination of routing congestion and co-optimization with Vivado tools for >90% device utilization without degradation in performance

The initial UltraScale devices will extend the companys market leading Virtex and Kintex FPGA and 3D IC families now based on 28nm process technology, and will serve as the foundation for future Zynq UltraScale All Programmable SoCs. They will enable next generation smarter systems with new high-performance architectural requirements, including:

400G OTN with intelligent packet processing and traffic management

4X4 Mixed Mode LTE and WCDMA Radio with smart beamforming

4K2K and 8K displays with smart image enhancement and recognition

Highest performance systems for intelligence surveillance and reconnaissance (ISR)

High performance computing applications for the data center

Moshe Gavrielov, Xilinx CEO added, With the industrys first 20nm tape-out, first ASIC-class UltraScale architecture, the first SoC-strength Vivado Design Suite, and continuously expanding IP, C, and ARM processor-based solutions for smarter systems, Xilinx is once again expanding the value and market reach of the PLD industry. We are also bringing an extra generation of value to our customers a year ahead of the competition.

Availability

Vivado Design Suite early access supporting UltraScale architecture-based FPGAs is now available. Initial UltraScale devices will be available in the fourth quarter of calendar year 2013. For more information, please visit: www.xilinx.com/ultrascale.

About Xilinx

Xilinx is the worlds leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.

#1331

#AAB851

Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, UltraScale and other designated brands included herein are trademarks of Xilinx in the United States and other countries. ARM is a trademark of ARM in the EU and other countries. All other trademarks are the property of their respective owners.

Xilinx

Silvia E. Gianelli

408-626-4328

silvia.gianelli@xilinx.com

SOURCE Xilinx, Inc.

LINK:	http://press.xilinx.com/2013-07-09-Xilinx-Tapes-Out-First-20nm-All-Pro...
	See more stories from xilink

Most recent headlines